Validate 16-bit Q1.15 Rx chain (baseline, partial validation)

Browse Source

Standardized ADC/DAC and channelizer input to fixdt(1,16,15)
Rescaled channelizer output from sFix25_En23 to 16-bit complex
Verified channelizer path and spectrum behavior in full simulation
Bypass path and datatype tuning (coefficients/output) pending validation

...

This commit is contained in:

canisio

2026-04-13 17:47:08 -03:00

parent f221e14c2c

commit ccc6b9cd73

4 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

referencedmodels/soc_rfsoc_fpga.slx

Binary file not shown.

BIN

referencedmodels/soc_rfsoc_proc.slx

Binary file not shown.