AXI4-S2Software>Main>Advanced>Interconnect: Data width (bits) changed to 128

Browse Source

...

This commit is contained in:

canisio

2026-04-24 12:14:14 -03:00

parent 2b7d05b3d9

commit c10736a5d7

2 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

referencedmodels/soc_rfsoc_fpga.slx

Binary file not shown.

BIN

soc_rfsoc_top.slx

Binary file not shown.