canisio
|
520a37f520
|
CW mode integrated to design
|
2026-04-08 15:00:47 -03:00 |
|
canisio
|
cd91e3066b
|
added CW mode (with LFM) to the chirp block (TB, not integrated yet)
|
2026-04-08 12:19:03 -03:00 |
|
canisio
|
5a3bc8891d
|
cleaned up log signals (still not working)
|
2026-04-07 09:26:50 -03:00 |
|
canisio
|
84b795203a
|
pulse generator integrated but not working
|
2026-04-06 16:16:42 -03:00 |
|
canisio
|
ada7e324cd
|
Fixed register address on "update parameters"
|
2026-04-06 15:15:55 -03:00 |
|
canisio
|
7813d9744c
|
Modified PS part and interface towards pulse generation integration
|
2026-04-06 12:26:06 -03:00 |
|
canisio
|
3c6ae0cfe9
|
finished organization of init funcions and parameters
|
2026-04-04 16:05:17 -03:00 |
|
canisio
|
eb14676581
|
Oganize preload and init functions and parameters (ongoing)
|
2026-04-04 15:16:58 -03:00 |
|
canisio
|
584db6233c
|
- Added utilities for frequency planning
- Changed freq plane to: Fs 4096, int/dec 8X, Mixers 768
|
2026-03-27 12:50:10 -03:00 |
|
canisio
|
7c1292ae5c
|
Added startup function to project (setup HDL tool on it)
|
2026-03-25 16:15:16 -03:00 |
|
canisio
|
ac2e7bcece
|
Initial
|
2026-03-24 12:44:45 -03:00 |
|