Fixed init callback for pulse gen testbench

tested remotely. OK

README.md

@@ -4,11 +4,15 @@
 
 This project is based on the RFSoC SoC Blockset reference design, adapted as a prototype for a Radar Electronic Support Measures (R-ESM) receiver.
 
-### Current Status
+The system implements a high-throughput signal chain in the FPGA (PL) and performs frame-based processing in the processor (PS).
 
-- Tx subsystem: simple tone generator (to be replaced by LFM pulse generator)
+---
+
+## Current Status
+
+- Tx subsystem: LFM pulse generator (DDS-based, complex output)
 - Rx subsystem: fully functional channelizer pipeline (PFB-based)
-- PL → PS interface: AXI4-Stream + DMA working
+- PL → PS interface: AXI4-Stream + DMA operational
 - PS processing: frame-based algorithm (RMS + peak detection)
 
 ---
@@ -21,7 +25,7 @@ ADC → Channelizer (PFB, 512 bins)
 → AXI4-Stream (uint64)  
 → DMA (S2MM)  
 → PS Memory  
-→ Processor Algorithm (frame-based)
+→ Processor Algorithm  
 
 ---
 
@@ -37,48 +41,26 @@ ADC → Channelizer (PFB, 512 bins)
 
 ---
 
-## DMA (PL → PS)
+## 📚 Documentation
 
-- Data type: uint64
+### FPGA (PL)
-- Frame size: 512
-- Buffers: 16
-- Memory: PS DDR
 
-Each TLAST corresponds to one DMA frame.
+- [Tx Subsystem (Pulse Generator)](docs/pl_tx_subsystem.md)
+- [Rx Subsystem (Channelizer)](docs/pl_rx_subsystem.md)
+
+### Processor (PS)
+
+- [PS Subsystem](docs/ps_subsystem.md)
 
 ---
 
-## Processor (PS)
+## System Flow
 
-- Event-driven execution (triggered by DMA)
+Tx → Rx → PS
-- No task queueing
-- Frames may be dropped if processing is slower than input rate
 
----
+- Tx generates waveform  
-
+- Rx captures and channelizes  
-## Data Path in PS
+- PS processes frames  
-
-- Stream Read → uint64[512]
-- Bit extraction → real/imag
-- Conversion → complex vector
-- Processing → RMS + peak detection
-
----
-
-## Performance Notes
-
-- Bottleneck: unpacking + type conversion
-- PS cannot keep up with full-rate stream
-- Frames are skipped under load
-
----
-
-## FrFT Integration Plan
-
-- Replace Processor Algorithm with FrFT
-- Keep all other components unchanged
-- Input: complex single [512x1]
-- Accept dropped frames initially
 
 ---
 

docs/pl_rx_subsystem.md

@@ -0,0 +1,134 @@
+# 📡 PL Rx Subsystem (Channelizer)
+
+[🏠 Project Home](../README.md)
+
+---
+
+## Overview
+
+The Rx subsystem implements a **polyphase filter bank (PFB) channelizer** followed by FFT processing.
+
+It converts wideband ADC input into frequency-domain channels and streams the result to the PS.
+
+A **bypass path** is also available for raw data inspection and debugging.
+
+---
+
+## Architecture
+
+### Channelizer Path (default)
+
+ADC
+ ↓
+PFB Channelizer (Decimation + Filtering)
+ ↓
+FFT (512 bins)
+ ↓
+FFT Capture
+ ↓
+FIFO Serializer (4 → 1)
+ ↓
+AXI4-Stream
+ ↓
+DMA
+
+---
+
+### Bypass Path (Debug / Raw Data)
+
+ADC
+ ↓
+Bypass Path
+ ↓
+FIFO / Serializer
+ ↓
+AXI4-Stream
+ ↓
+DMA
+
+---
+
+## Bypass Functionality
+
+The bypass allows direct observation of the input signal without channelization.
+
+### Purpose
+
+- Debugging and validation
+- Access to raw ADC-domain data
+- Comparison with channelized output
+- Verification of downstream processing
+
+---
+
+### Behavior
+
+- Input data is routed directly to output
+- No filtering or FFT applied
+- Maintains same output interface (AXI4-Stream)
+
+---
+
+### Selection Mechanism
+
+A selector signal chooses between:
+
+- Channelizer output (normal operation)
+- Bypass output (raw data)
+
+Implementation typically uses:
+- Parallel paths
+- Output switching logic
+
+---
+
+## Processing Chain (Channelizer Mode)
+
+### ADC Input
+- Sampling rate: 4096 MSPS
+
+### PFB Channelizer
+- Decimation: 8
+- Effective bandwidth: 512 MHz
+
+### FFT
+- Size: 512
+- Produces frequency bins
+
+### FFT Capture
+- Controls frame boundaries
+
+### FIFO Serializer
+- Converts parallel streams into single stream
+
+---
+
+## AXI4-Stream Output
+
+- Data type: uint64
+- Packed real/imag
+- TLAST = frame boundary
+
+---
+
+## Data Format
+
+- Frame size: 512 samples
+- Complex values packed into uint64
+
+---
+
+## Key Characteristics
+
+- Fully streaming pipeline
+- High throughput
+- Deterministic latency
+- Supports dual-mode operation (channelizer / bypass)
+
+---
+
+## 🔗 Related Components
+
+- [🏠 Project Home](../README.md)
+- [PL Tx Subsystem](pl_tx_subsystem.md)
+- [PS Subsystem](ps_subsystem.md)

docs/pl_tx_subsystem.md

@@ -0,0 +1,108 @@
+# 📡 PL Tx Subsystem (Pulse Generator)
+
+[🏠 Project Home](../README.md)
+
+---
+
+## Overview
+
+The Tx subsystem implements a **pulse-based Linear Frequency Modulated (LFM) chirp generator** using a DDS/NCO architecture in the FPGA (PL).
+
+The generator produces **complex baseband output**:
+
+x[n] = exp(j·φ[n])
+
+and operates deterministically in the PL after a trigger from the PS.
+
+---
+
+## Architecture
+
+TxPulseStart (PS)
+        ↓
+pulse_gen_ctrl (FSM)
+        ↓
+   tx_active
+        ↓
+Phase Increment Counter
+        ↓
+      NCO (DDS)
+        ↓
+   Complex Output (I/Q)
+
+---
+
+## Chirp Generation Principle
+
+The chirp is generated using a second-order phase accumulator:
+
+Δφ[n] = Δφ[n−1] + step  
+φ[n]  = φ[n−1] + Δφ[n]
+
+This results in a linear frequency sweep.
+
+---
+
+## Parameterization (PS → PL)
+
+Inputs:
+
+- Center frequency: Fc  
+- Bandwidth: B  
+- Pulse width: N (samples)
+
+Derived internally:
+
+f_start = Fc − B/2  
+step    = B / (N − 1)
+
+These values are converted to DDS phase increments before being written to PL registers.
+
+---
+
+## Pulse Timing (FSM)
+
+States:
+
+- IDLE: waits for trigger and latches parameters  
+- ACTIVE: generates pulses  
+- DONE: waits for trigger reset  
+
+---
+
+## Timing Behavior
+
+Within each PRI:
+
+|<------ PRI ------>|
+|<-- pulse -->| idle |
+
+- tx_active = 1 → chirp output  
+- tx_active = 0 → output zero  
+
+Chirp is reset at each pulse start.
+
+---
+
+## Burst Trigger (PS Interaction)
+
+- Controlled via TxPulseStart (memory-mapped register)
+- Rising edge triggers burst
+- PL runs autonomously afterward
+
+---
+
+## Key Characteristics
+
+- Deterministic timing (128 MHz)
+- Efficient DDS (adder-based)
+- Complex output (I/Q)
+- Supports burst-mode radar operation
+
+---
+
+## 🔗 Related Components
+
+- [🏠 Project Home](../README.md)
+- [PL Rx Subsystem](pl_rx_subsystem.md)
+- [PS Subsystem](ps_subsystem.md)

docs/ps_subsystem.md

@@ -0,0 +1,85 @@
+# 🧠 PS Subsystem (Control + Processing)
+
+[🏠 Project Home](../README.md)
+
+---
+
+## Overview
+
+The PS subsystem is responsible for:
+
+- Configuring PL subsystems
+- Receiving data via DMA
+- Performing frame-based processing
+
+---
+
+## Responsibilities
+
+### Control
+
+- Writes parameters to PL registers:
+  - Tx generator configuration
+- Generates TxPulseStart trigger
+
+---
+
+### DMA Handling
+
+- AXI4-Stream → DMA (S2MM)
+- Data stored in PS DDR
+
+Configuration:
+- Frame size: 512
+- Buffers: 16
+
+---
+
+### Processing Pipeline
+
+DMA → uint64[512]  
+→ unpack real/imag  
+→ convert to complex  
+→ RMS + peak detection  
+
+---
+
+## Execution Model
+
+- Event-driven (DMA trigger)
+- No buffering queue
+- Frames may be dropped
+
+---
+
+## Performance Notes
+
+- Bottleneck: unpacking + conversion
+- Cannot sustain full-rate input
+
+---
+
+## Interaction with PL
+
+### Tx Control
+- Low-rate trigger (~Hz)
+- Starts burst generation
+
+### Rx Data
+- Continuous high-rate stream
+
+---
+
+## Future Work
+
+- Replace processing with FrFT
+- NEON optimization
+- Throughput improvements
+
+---
+
+## 🔗 Related Components
+
+- [🏠 Project Home](../README.md)
+- [PL Tx Subsystem](pl_tx_subsystem.md)
+- [PL Rx Subsystem](pl_rx_subsystem.md)

resources/project/Abllu374wtDd3IliE-5ZoGpf8mM/O_Wj2lFHsFw-dAu1iDbjtB-rERUp.xml

@@ -1,2 +1,2 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<Info Ref="bypass" Type="Relative"/>
+<Info location="aux" type="File"/>

resources/project/Abllu374wtDd3IliE-5ZoGpf8mM/TelF4YKeHIop9sma5ly27aHFycIp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="soc_rfsoc_prj_startup.m" type="File"/>

resources/project/Abllu374wtDd3IliE-5ZoGpf8mM/a4IuKwbTrz65HsB1qy2BUvphPvUp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="soc_rfsoc_preload.m" type="File"/>

resources/project/Abllu374wtDd3IliE-5ZoGpf8mM/ep2eC_pbgpB45JNIfZ_kN-IOldEp.xml

@@ -1,2 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<Info location="soc_rfsoc_startup.m" type="File"/>

resources/project/Abllu374wtDd3IliE-5ZoGpf8mM/iQaSRrC-noYsKgVFmEoWEQpEbbMp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="soc_rfsoc_postload.m" type="File"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/29QrNQkdUt-ANAMWv3oYBZ3GeBYp.xml

@@ -1,2 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<Info location="ef63bded-0cb5-4a79-a36e-7758d8057cd5" type="Reference"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/DeBrFbiozgTzo2gRi0Fzfz_WGlUd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info Ref="bypass_block" Type="Relative"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/DeBrFbiozgTzo2gRi0Fzfz_WGlUp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="088fd74d-4620-4cf8-826f-495fb91d19ae" type="Reference"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/XNALo81LXKoPpl_sWox0XlMZwrgp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="a92ac691-f104-48a3-8517-c0b00eec410f" type="Reference"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/aIKCkzvF2b1sr3-2vSSYXiPFCBcd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info Ref="utilities/aux" Type="Relative"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/aIKCkzvF2b1sr3-2vSSYXiPFCBcp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="ac65d1bc-e8fa-4056-83e4-eaba335b5aa3" type="Reference"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/cFPMi6Z544-rzRDst3iKr2HT8EUd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info Ref="pulsegen_block" Type="Relative"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/cFPMi6Z544-rzRDst3iKr2HT8EUp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="e221a7ac-a0f0-4b2d-8909-e0ce275dca2e" type="Reference"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/fF5z63YHr55ebT5W0qNG93I6LUAp.xml

@@ -1,2 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<Info location="f87b8b85-4d3c-4987-934c-268736a88509" type="Reference"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/qJvYjNosE_sBwRwPOaE6gx07mA4d.xml

@@ -1,2 +1,2 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<Info location="bypass" type="File"/>
+<Info Ref="docs" Type="Relative"/>

resources/project/EEtUlUb-dLAdf0KpMVivaUlztwA/qJvYjNosE_sBwRwPOaE6gx07mA4p.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="de23f5bc-2dc5-4828-b061-5d044a37a018" type="Reference"/>

resources/project/HoHDHQ_WvHAAKj5aJOrvrg_vpt8/xXlmKuOQ7YT_G1elNhbKQIUqSRMd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info description="RFSoC Channelizer + PS Processing (R-ESM Prototype)&#10;&#10;This project is based on the RFSoC SoC Blockset reference design, adapted as a prototype for a Radar Electronic Support Measures (R-ESM) receiver.&#10;&#10;The system implements a high-throughput signal chain in the FPGA (PL) and performs frame-based processing in the processor (PS)."/>

resources/project/HoHDHQ_WvHAAKj5aJOrvrg_vpt8/xXlmKuOQ7YT_G1elNhbKQIUqSRMp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="Information" type="Extension"/>

resources/project/KAXfQgCar2Yb8zOxgvf9hdmLP1E/Fd9H20iNQ049h3heONYKHGeEV4Ud.xml

@@ -1,4 +1,4 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<Info File="utilities/soc_rfsoc_startup.m" GroupUUID="default" Icon="" Name="soc_rfsoc_startup" Type="StartUp" Visible="0">
+<Info File="utilities/soc_rfsoc_prj_startup.m" GroupUUID="default" Icon="" Name="soc_rfsoc_startup" Type="StartUp" Visible="0">
     <Extension Name="StartUpPrev" Value="HEAD"/>
 </Info>

resources/project/MEnu9bsvaE1ht88eLRvHOJK-Wu0/gbb7QKWq1Y116QqPF81Z5s0BG-Ep.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="TBm_pulsegen.slx" type="File"/>

resources/project/MEnu9bsvaE1ht88eLRvHOJK-Wu0/zHbRvluDe_AVF9r99tp7c0MHvOcd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/MEnu9bsvaE1ht88eLRvHOJK-Wu0/zHbRvluDe_AVF9r99tp7c0MHvOcp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="1" type="DIR_SIGNIFIER"/>

resources/project/O_Wj2lFHsFw-dAu1iDbjtB-rERU/UpuFGRcvFtU5S3cyXBcvri-IBWAd.xml

@@ -0,0 +1,6 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info>
+    <Category UUID="FileClassCategory">
+        <Label UUID="design"/>
+    </Category>
+</Info>

resources/project/O_Wj2lFHsFw-dAu1iDbjtB-rERU/lDMgbB2qVwwu-5ETYbC5dxpFwTId.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/O_Wj2lFHsFw-dAu1iDbjtB-rERU/lDMgbB2qVwwu-5ETYbC5dxpFwTIp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="1" type="DIR_SIGNIFIER"/>

resources/project/O_Wj2lFHsFw-dAu1iDbjtB-rERU/r-zk_iIlSRLwzoRAmANarULWdgod.xml

@@ -0,0 +1,6 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info>
+    <Category UUID="FileClassCategory">
+        <Label UUID="design"/>
+    </Category>
+</Info>

resources/project/O_Wj2lFHsFw-dAu1iDbjtB-rERU/xtQ8mZo1_ExmTkcSjfJ0gi-M3Skd.xml

@@ -0,0 +1,6 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info>
+    <Category UUID="FileClassCategory">
+        <Label UUID="design"/>
+    </Category>
+</Info>

resources/project/qaw0eS1zuuY1ar9TdPn1GMfrjbQ/F2x-oreEzd1RuWtdF_H3bxSqbsMd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/qaw0eS1zuuY1ar9TdPn1GMfrjbQ/F2x-oreEzd1RuWtdF_H3bxSqbsMp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="bypass_block" type="File"/>

resources/project/qaw0eS1zuuY1ar9TdPn1GMfrjbQ/MEnu9bsvaE1ht88eLRvHOJK-Wu0d.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/qaw0eS1zuuY1ar9TdPn1GMfrjbQ/MEnu9bsvaE1ht88eLRvHOJK-Wu0p.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="pulsegen_block" type="File"/>

resources/project/qaw0eS1zuuY1ar9TdPn1GMfrjbQ/rW25SbP5jRWeIzL7_iMpZrrygYkd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/qaw0eS1zuuY1ar9TdPn1GMfrjbQ/rW25SbP5jRWeIzL7_iMpZrrygYkp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="docs" type="File"/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/8i67CMLFhpgTFLAi_RBlc2P1lI0d.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/8i67CMLFhpgTFLAi_RBlc2P1lI0p.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="ps_subsystem.md" type="File"/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/XVu9f1ZjVk2AJ99l5f9CAU_dcMEd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/XVu9f1ZjVk2AJ99l5f9CAU_dcMEp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="pl_rx_subsystem.md" type="File"/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/mT-GHnZui1JHuHyjd1ddvO5o-Tsd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/mT-GHnZui1JHuHyjd1ddvO5o-Tsp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="1" type="DIR_SIGNIFIER"/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/uS1pkYbM9dJDnKGtwfzZHrJKyTYd.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info/>

resources/project/rW25SbP5jRWeIzL7_iMpZrrygYk/uS1pkYbM9dJDnKGtwfzZHrJKyTYp.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="pl_tx_subsystem.md" type="File"/>

resources/project/root/GiiBklLgTxteCEmomM8RCvWT0nQd.xml

@@ -1,2 +1,2 @@
-<?xml version='1.0' encoding='UTF-8'?>
+<?xml version="1.0" encoding="UTF-8"?>
-<Info Name="BeamForming"/>
+<Info Name="ResmReceiver"/>

resources/project/root/HoHDHQ_WvHAAKj5aJOrvrg_vpt8p.xml

@@ -0,0 +1,2 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<Info location="Extensions" type="Root"/>

utilities/soc_rfsoc_init.m

@@ -1,22 +1,107 @@
-function soc_rfsoc_init(mdlPath)
+%%  Derived from preload
-% Initialization fcn for the model. It sets the model-wide params
+fs_eff = fs_RF/IntDecFactor; % Effective fs before interpolation / after decimation
-% which are derived based on sample rate.
+Ts_eff = 1/fs_eff;
 
-% 'FrameSize and 'NumBuffers' variables are set during model
+%% Host Sample Time in Simulation
-% PreLoadFcn callback into base workspace. These two variables should be
+%TsHost = 5e-5;
-% changed directly at the MATLAB command
 
-% FrameSize = evalin('base','FrameSize');
+FPGAClkRate = fs_eff/SamplesPerCycle;
+TsFPGA = 1/FPGAClkRate;
+%% Tx signal generator parameters
 
-dacSampleRate = get_param([mdlPath '/RF Data Converter'], 'dacSampleRate');
+% NCO accumulator word length
-dacSampleRate = evalin('base', dacSampleRate)*1e6;
+NCOAccumWL = 16;
-dacSamplesPerCycle = str2double(get_param([mdlPath '/RF Data Converter'], 'dacSamplesPerCycle'));
-dacInterpolationMode = str2double(get_param([mdlPath '/RF Data Converter'], 'interpolationMode'));
-streamClkFrequency = dacSampleRate/(dacSamplesPerCycle*dacInterpolationMode);
 
-SampleTime = 1/streamClkFrequency;
+% NCO phase increment scale factor
+NCOIncScale = Ts_eff*2^NCOAccumWL;
+
+% NCO phase increments datatype
+NCOIncDT = numerictype(1,NCOAccumWL,0);
+
+% NCO counter increment datatype
+NCOCountIncDT = numerictype(1,NCOAccumWL*2,NCOAccumWL);
+
+%% Test signal parameters
+
+% Pulse width
+pulseWidth = 8.5e-6;
+
+% Pulse start/end frequencies
+pulseCentFreq = 125e6;
+pulseBw = 50e6; % Pulse bandwidth
+
+% Number of pulses
+numPulses = 4;
+
+% Pulse repetition interval
+PRF = 20e3;
+PRI = 1/PRF;
+
+% Output gain
+pulseGenGain = 1;
+
+%% Software parameters
+
+% Signal generator update rate
+TsSW = 0.0025;
+
+%% Simulation parameters
+
+% Sim run time
+stoptime = 10*TsSW;
+
+%% Channelizer parameters
+
+%Number of channels, maximally decimated channelizer M/D=1
+nChan = 512;
+
+%Taps per band
+nTapsPerBand = 16;
+
+%Create channelizer object
+channelizer = dsp.Channelizer('NumFrequencyBands',nChan,...
+                             'DecimationFactor',nChan,...
+                             'NumTapsPerBand',nTapsPerBand);
+%Channelizer coefficients
+channelizerCoeffs = channelizer.coeffs.Numerator;
+
+%Channel bandwidth
+%chanBW = fs/nChan;
+
+%Starting frequency for each channel
+%chanFStart = chanBW/2:chanBW:(fs/2-chanBW/2);
+
+%Number of frames out of channelzier
+nFrames = nChan/SamplesPerCycle;
+
+% Frame size after serializing x2
+%frameSize = SamplesPerCycle/2;
 
 
-% derived model-wide variables set into base workspace.
+
-assignin('base','SampleTime', SampleTime);
+
-end
+
+% function soc_rfsoc_init(mdlPath)
+% % Initialization fcn for the model. It sets the model-wide params
+% % which are derived based on sample rate.
+% 
+% % 'FrameSize and 'NumBuffers' variables are set during model
+% % PreLoadFcn callback into base workspace. These two variables should be
+% % changed directly at the MATLAB command
+% 
+% % FrameSize = evalin('base','FrameSize');
+% 
+% dacSampleRate = get_param([mdlPath '/RF Data Converter'], 'dacSampleRate');
+% dacSampleRate = evalin('base', dacSampleRate)*1e6;
+% dacSamplesPerCycle = str2double(get_param([mdlPath '/RF Data Converter'], 'dacSamplesPerCycle'));
+% dacInterpolationMode = str2double(get_param([mdlPath '/RF Data Converter'], 'interpolationMode'));
+% streamClkFrequency = dacSampleRate/(dacSamplesPerCycle*dacInterpolationMode);
+% 
+% SampleTime = 1/streamClkFrequency;
+% 
+% % derived model-wide variables set into base workspace.
+% assignin('base','FPGAClkRate', streamClkFrequency);
+% assignin('base','TsFPGA', SampleTime);
+% assignin('base','SamplesPerCycle', dacSamplesPerCycle);
+% assignin('base','IntDecFactor', dacInterpolationMode);
+% end

utilities/soc_rfsoc_postload.m

@@ -0,0 +1,5 @@
+%% Get parameters configured on the block 
+IntDecFactor = str2double(get_param([bdroot '/RF Data Converter'], ...
+    'interpolationMode')); % Interpolation and decimation factor
+SamplesPerCycle = str2double(get_param([bdroot '/RF Data Converter'], ...
+    'dacSamplesPerCycle')); % samples per FPGA cycle

utilities/soc_rfsoc_preload.m

@@ -0,0 +1,10 @@
+%% DMA and SW parameters
+FrameSize = 512;
+NumBuffers = 16;
+
+%% Rate setup (use txspectrum and rxspectrum tools)
+
+% local
+fs_RF = 4096e6; % RF data converter sampling rate
+fs_RF_MSPS = fs_RF/1e6; % Parameter on block is in Mega samples/s
+RFDC_NCOFreq_GHz = 0.768; % RFDC's NCO frequency in Giga Hertz

utilities/soc_rfsoc_prj_startup.m

@@ -4,3 +4,5 @@
 %
 hdlsetuptoolpath('ToolName','Xilinx Vivado', ...
                  'ToolPath','/tools/Xilinx/Vivado/2024.1/bin/vivado');
+
+%%