Zcu111ResmReceiver/docs/pl_rx_subsystem.md

📡 PL Rx Subsystem (Channelizer)

Overview

Implements PFB channelizer and FFT processing.

---

Architecture

ADC → PFB → FFT → Capture → FIFO → AXI → DMA

---

Processing

• 4096 MSPS input
• Decimation 8
• FFT 512 bins

---

Output

• AXI4-Stream
• uint64 format
• TLAST per frame

---

🔗 Related Components

• PL Tx Subsystem
• PS Subsystem